Email this article Design of Low Power, High Speed Frequency Multiplier Based On DPLL for Clock Generation
Abstract
A low-power and high-speed frequency multiplier for a DPLL-based clock generator is proposed to produce a multiplied clock with a high frequency and a greatest frequency rang. The proposed frequency multiplier devours low power and accomplishes a rapid activity. The proposed frequency multiplier minimizes the delay difference between the positive and negative edge generation paths. This is fabricated in a 0.12μm CMOS process technology and accomplished power utilization to a frequency ratio of 0.698mw, and it generates 59 phase differential clocksand has the maximum multiplication ratio of 33, and an output range of 100MHz.
References
Yu-Qing Bao and Yang Li, “FPGA-Based Design of Grid Friendly Appliance Controller,”IEEE TRANSACTIONS ON SMART GRID VOL .5, NO.2, MARCH 2014.
Chao-Wen Tzeng, Shi-Yu Huang, “Parameterized All-Digital PLL Architecture and its Compiler to Support Easy Process Migration”IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL.22, NO.3, MARCH 2014
Wei Deng Ahmed Musa, TeerachotSiriburanon , Masaya Miyahara , Kenichi Okada and Akira Matsuzawa, “A Dual-loop Injectionlocked PLL with ALL-digital Background Calibration System for On-chip Clock Generation”,2014 IEEE.
Ba You Jie Wang Songyang Li, “ FPGA-Based Induction heating with Variable Modulus Control All-Digital Phase-Locked Loop Research”2013 2nd International Conference on Measurement, Information and Control.
C.-C. Chung and C.-Y. Lee, “An all-digital phase-locked loop for high speed Clock generation,” IEEE J. Solid-State Circuits, vol. 38, no. 2, pp. 347–351, Feb. 2003.
T. Olsson and P. Nilsson, “A digitally controlled PLL for SoC applications,” IEEE J. Solid-State Circuits, vol. 39, no. 5, pp. 751– 760, May 2004.
M. Combs, K. Dioury, and A. Greiner, “A portable clock multiplier Generator using digital CMOS standard cells,” IEEE
K. Ryu, D. H. Jung, and S.-O. Jung, “A DLL based clock generator for low-power mobile SoCs,” IEEE Trans. Consum. Electron., vol. 56, no. 3, pp. 1950–1956, Aug. 2010.
K. Ryu, D. H. Jung, and S.-O. Jung, “A DLL with dual edge triggered phase detector for fast lock and low jitter clock generator, ” IEEE Trans. Circuits Syst. I, Reg. Papers , vol. 59, no. 9, pp. 1860–1870, Sep. 2012.
D. Birru, “A novel delay-locked loop based CMOS clock multiplier,” IEEE Trans. Consumer Electron., vol. 44, no. 4, pp. 1319-1322, Nov. 1998.
G. Chien and P. R. Gray, “A 900-MHz local oscillator using a DLL- based frequency multiplier technique for PCS applications,” IEEE J. Solid-State Circuits , vol. 35,no. 12, pp. 1996–1999, Dec. 2000
D. J. Foley and M. P. Flynn, “C MOS DLL- based 2-V 3.2-ps jitter 1- GHz clock synthesizer and temperaturecompensatedtunable oscillator,” IEEE J. Solid-State Circuits, vol. 36, no. 3, pp. 417–423, Mar. 2001.
S. Ok, K. Chung, J. Koo and C. Kim, “An antiharmonic, programmable, DLL-based frequency multiplier for dynamic frequency scaling,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst. , vol. 18, no. 7, pp. 1130– 1134, Jul. 2010.
J. Koo, S. Ok, and C. Kim, “A low-power programmable DLL-based clock generator with wide-range antiharmonic lock,” IEEE Tran.Circuits Syst. II, Exp. Briefs, vol. 56, no. 1, pp. 21–25, Jan. 2009.
A. Elshazly, R. Inti, B. Young, and P. K. Hanumolu, “Clock multiplication techniques using digital multiplying delay-locked loops,” IEEE J. Solid-State Circuits , vol. 48, no. 6, pp. 1416–1428, Jun. 2013.
Refbacks
- There are currently no refbacks.
Copyright © 2013, All rights reserved.| ijseat.com
International Journal of Science Engineering and Advance Technology is licensed under a Creative Commons Attribution 3.0 Unported License.Based on a work at IJSEat , Permissions beyond the scope of this license may be available at http://creativecommons.org/licenses/by/3.0/deed.en_GB.