Reduced On_Chip Codeword Generation For Cross Talk Effect In Data Transmission Bus

S Venkataramana, N.G.N Prasad


Today we are having tremendous growth on cross technologies but these technology is limited on interconnected networks. We are having delay for these networks our major goal is prune delay this type of networks but it is dependent on data transmission patterns. Existing bus encoding techniques tackle the issue by avoiding certain types of transitions. These are lack performance and capabilities. Previously proposed many systems these are despite systematic data words on code words. We verify the categorization of the FPF-CAC and show that theoretically but not and practically, a mapping scheme exists between the data words and code words. Our proposed CODEC practical and logical representative design offers a near optimal area overhead performance. An improved version of the CODEC is then presented, which achieves practical optimal performance.  This work proposes a code word generation method for such techniques are giving delivers improved rate and reach performance, advanced diagnostics capabilities, standby modes, and more to broadband designers. The system gives effective experimental results.


CODEC, crosstalk, pruning, shielding.


S.P. Khatri “Cross-talk Noise Immune VLSI Design using Regular Layout Fabrics”, PhD thesis, University of California at Berkeley, Berkeley, California, 1999.

S.P. Khatri, A. Mehrotra, R.K. Brayton, Ralf H.J.M. Otten, and A.L. Sangiovanni-Vincentelli. “A novel vlsi layout fabric for deep

sub-micron applications”, In Proceedings of Design Automation Conference, pages 491–496. IEEE, 1999.

F. Caignet, S. Delmas-Bendhia, and E. Sicard, “The challenge of signal integrity in deep-submicrometer CMOS technology,” Proc.

IEEE, vol. 89, no. 4, pp. 556–573, Apr. 2001.

D. Pamunuwa, L.-R. Zheng, and H. Tenhunen, “Maximizing throughput over parallel wire structures in the deep submicrometer regime,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 11, no. 2, pp. 224–243, Apr. 2003.

R. Arunachalam, E. Acar, and S. Nassif, “Optimal shielding/spacing metrics for low power design,” in Proc. IEEE Comput. Soc.Annu. Symp. VLSI, 2003, pp. 167–172.

B. Victor and K. Keutzer, “Bus encoding to prevent crosstalk delay,” in Proc. IEEE/ACM Int. Conf. Comput.-Aided Design, 2001,pp. 57–63.

C. Duan, A. Tirumala, and S. Khatri, “Analysis and avoidance of crosstalk in on-chip buses,” in Proc. Hot Interconnects, 2001, pp.


P. Subramanya, R. Manimeghalai, V. Kamakoti, and M. Mutyam, “A bus encoding technique for power and cross-talkminimization,” in Proc. IEEE Int. Conf. VLSI Design, 2004, pp. 443–448.

M. Stan and W. Burleson, “Limited-weight codes for low power I/O,” in Proc. IEEE/ACM Int. Workshop Low Power Design,1994, pp. 209–214.

M. Mutyam, “Preventing crosstalk delay using Fibonacci representation,” in Proc. IEEE Int. Conf. VLSI Design, 2004, pp. 685–688.

C. Duan, C. Zhu, and S. Khatri, “Forbidden transition free crosstalk avoidance codec design,” in Proc. Design Autom. Conf., 2008,pp. 986–991.

C. Duan, V. C. Calle, and S. Khatri, “Efficient on-chip crosstalk avoidance codec design,” IEEE Trans. Very Large Scale Integr.

(VLSI) Syst., vol. 17, no. 4, pp. 551–560, Apr. 2009.



  • There are currently no refbacks.

Copyright © 2013, All rights reserved.|

Creative Commons License
International Journal of Science Engineering and Advance Technology is licensed under a Creative Commons Attribution 3.0 Unported License.Based on a work at IJSEat , Permissions beyond the scope of this license may be available at