Rtl Desing And Vlsi Implementation Of An Efficient Convolution Encoder And Adaptive Viterbi Decoder

Eleesha THALAKAYALA, V.G Pavan Kumar


Error-correcting convolution codes provide a proven mechanism to limit the effects of noise in digital data transmission. Convolution codes are employed to implement forward error correction(FEC) but the complexity of corresponding decoders increases exponentially with the constraint length K. Convolution Encoding with Viterbi decoding is a powerful FEC technique that is particularly suited to a channel in which the transmitted signal is corrupted mainly by Additive white Gaussian Noise. In this paper, we present a Convolution Encoder and Viterbi Decoder with a constraint length of 9 and code rate of 1/2. This is realized using Verilog HDL. It is simulated and synthesized using Modelsim Altera 10.0d and Xilinx 12.1 ISE. The main aim of this paper is to design based Convolution Encoder and Viterbi Decoder which encodes/decodes the data. This architecture has simpler code and flexible configuration when compared to other architectures and saves silicon area through efficient device utilization which makes it favorable for fpga.


Error correction, encoding, decoding


Viterbi.A.J, "Convolution codes and their performance in communication systems," IEEE Transaction on Communications, vol.com-19, pp. 751 to 771, October 1971.

Wong, Y., Jian, W., HuiChong, O., Kyun, C., Noordi, N. “Implementation of Convolutional Encoder and Viterbi Decoder using VHDL”, Proceedings of IEEE International conference on Research and Development Malaysia, November 2009.

“A Viterbi Decoder Using System C for Area Efficient VLSI Implementation” Thesis by Serkan Sozen.



Architectures for ASIC implementations of low-density parity-check convolutional encoders and decoders Swamy, Bates, et al. - 2005


Verilog HDL Synthesis A Practical primer By J. Bhaskar.



  • There are currently no refbacks.

Copyright © 2013, All rights reserved.| ijseat.com

Creative Commons License
International Journal of Science Engineering and Advance Technology is licensed under a Creative Commons Attribution 3.0 Unported License.Based on a work at IJSEat , Permissions beyond the scope of this license may be available at http://creativecommons.org/licenses/by/3.0/deed.en_GB.