Protection of “Fault Tolerant Parallel Filters” by Hamming code with Reversible logic

Sabbi Suryakala, M Nagendra Kumar


Digital filters are widely used in signal processing and communication systems. In some cases, the reliability of those systems is critical, and fault tolerant filter implementations are needed. Over the years, many techniques that exploit the filters’ structure and properties to achieve fault tolerance have been proposed. As technology scales, it enables more complex systems that incorporate many filters. In those complex systems, it is common that some of the filters operate in parallel, for example, by applying the same filter to different input signals. . The complexity occurs while decoding the received encoded data. More often the transmitted data is subjected to the channel noise which influences the original signal. To overcome this problem many error correction codes (ECC’s) are introduced.Recently, a simple technique that exploits the presence of parallel filters to achieve fault tolerance has been presented In this paper we proposed an error detection and correction code called hamming code. The hamming code not only detects the errors as conventional codes but also it is able to correct the data. In addition the process is supported with  reversible gate logic. This is the updated design methodology to reduce the power consumption and complexity. Reversible computing will also lead to improvement in energy efficiency. Energy efficiency will fundamentally affect the speed of circuits such as nano-circuits and therefore the speed of most computing applications. To increase the portability of devices again reversible computing is required. This idea is generalized to show that parallel filters can be protected using error correction codes (ECCs) in which each filter is the equivalent of a bit in a traditional ECC. This new scheme allows more efficient protection when the number of parallel filters is large. The technique is evaluated using a case study of parallel finite impulse response filters showing the effectiveness in terms of protection and implementation cost.


Parallel filters, Error correction codes (ECCs) , Reversible logic gates.


M. Nicolaidis, “Design for soft error mitigation,” IEEE Trans. Device

Mater. Rel., vol. 5, no. 3, pp. 405–418, Sep. 2005.

A. Reddy and P. Banarjee “Algorithm-based fault detection for signal

processing applications,” IEEE Trans. Comput., vol. 39, no. 10,

pp. 1304–1308, Oct. 1990.

B. Shim and N. Shanbhag, “Energy-efficient soft error-tolerant digital

signal processing,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst.,

vol. 14, no. 4, pp. 336–348, Apr. 2006.

T. Hitana and A. K. Deb, “Bridging concurrent and non-concurrent

error detection in FIR filters,” in Proc. Norchip Conf., 2004,

pp. 75–78.

Y.-H. Huang, “High-efficiency soft-error-tolerant digital signal processing

using fine-grain subword-detection processing,” IEEE Trans. Very

Large Scale Integr. (VLSI) Syst., vol. 18, no. 2, pp. 291–304,

Feb. 2010.

S. Pontarelli, G. C. Cardarilli, M. Re, and A. Salsano, “Totally fault

tolerant RNS based FIR filters,” in Proc. IEEE IOLTS, Jul. 2008,

pp. 192–194.

Z. Gao, W. Yang, X. Chen, M. Zhao, and J. Wang, “Fault missing rate

analysis of the arithmetic residue codes based fault-tolerant FIR filter

design,” in Proc. IEEE IOLTS, Jun. 2012, pp. 130–133.

P. Reviriego, C. J. Bleakley, and J. A. Maestro, “Strutural DMR:

A technique for implementation of soft-error-tolerant FIR filters,”

IEEE Trans. Circuits Syst., Exp. Briefs, vol. 58, no. 8, pp. 512–516,

Aug. 2011.

P. P. Vaidyanathan. Multirate Systems and Filter Banks. Upper Saddle

River, NJ, USA: Prentice-Hall, 1993.

A. Sibille, C. Oestges, and A. Zanella, MIMO: From Theory to Implementation.

San Francisco, CA, USA: Academic Press, 2010.

P. Reviriego, S. Pontarelli, C. Bleakley, and J. A. Maestro,

“Area efficient concurrent error detection and correction for parallel

filters,” IET Electron. Lett., vol. 48, no. 20, pp. 1258–1260,

Sep. 2012.

A. V. Oppenheim and R. W. Schafer, Discrete Time Signal Processing.

Upper Saddle River, NJ, USA: Prentice-Hall 1999.

S. Lin and D. J. Costello, Error Control Coding, 2nd ed. Englewood

Cliffs, NJ, USA: Prentice-Hall. 2004.

R. W. Hamming, “Error correcting and error detecting codes,” Bell Syst.

Tech. J., vol. 29, pp. 147–160, Apr. 1950.

Full Text: PDF [Full Text]


  • There are currently no refbacks.

Copyright © 2013, All rights reserved.|

Creative Commons License
International Journal of Science Engineering and Advance Technology is licensed under a Creative Commons Attribution 3.0 Unported License.Based on a work at IJSEat , Permissions beyond the scope of this license may be available at