Email this article A Novel Approach of FPGA Implementation of Transceiver System
Abstract
This work given a innovative model to design an efficient wireless system which helps to integrate this with other technologies at a low cost. The system read analogue information by a biomedical sensor which is attached to the patient. The recorded data are converted digitally using analogue-to-digital converter and sent to transmitter through field programmable gate arrays (FPGAs). VHDL has been used to implement the required functions of the FPGA, such as bus interfacing, data buffering, compression and data framing. The compression of data is done with RLE and it is so efficient. On the other hand, Simulink software has been used to model and simulate FPGA transmitter/receiver. The overall performance of the system has been verified by a well developed simulation model.
Keywords
References
Folke, M., Andreasson, J., Hok, B., Linden, M., Nilsson, G., Ekstrom,M., and Backlund, Y.: ‘Artefact reduction in lemetric ECG monitoring’. Proc. 12th Nordic Baltic Conf. on Biomedical Engineering and Medical Physics, Island, June 2002, vol. 2, pp. 18–22
Guillen, J.M., Millet, J., and Cebrian, A.: ‘Design of a prototype for dynamic electrocardiography monitoring using GSM technology’. Proc. IEEE/EMBS 23rd Annual Int. Conf., Turkey, October 2001, vol. 4, pp. 3956–3959
XILINX Documentation, System Generator User Guide, Version 8.1
Andreasson, J., Ekstrom, M., Fard, A., Castano, J.G., and Johnson, T.: ‘Remote system for patient monitoring using Bluetooth/spi trade’. IEEE Sensors Proc., June 2002, vol. 1, pp. 304–307
Razavi, B.: ‘RF microelectronics’ (Prentice-Hall, NJ, USA, 1998)
Michael, R., and Patel, A.: ‘Performance analysis of an HDLC based protocol with data compression’, Comput. Commun. J., 1997, 20, (7), pp. 567–575.
Yuanlin, L., Zhigong, W., Lufeng, Q., and Bin, H.:
‘Communications. Design and implementation of multi-channel high speed HDLC data processor’. Proc. IEEE Circuits and Systems and West Sino Expositions, China, June–July 2002, vol. 2, pp. 1471–1475
Bin, H., Zhigong, W., LuFeng, Q., and Yuanlin, L.–1480. Design of a multi-channel high speed FIFO applied to HDLC processors based on PCI bus’. Proc. IEEE Circuits and System and West Sino Expositions, China, June–July 2002, vol. 2, pp. 1476
Refbacks
- There are currently no refbacks.
Copyright © 2013, All rights reserved.| ijseat.com
International Journal of Science Engineering and Advance Technology is licensed under a Creative Commons Attribution 3.0 Unported License.Based on a work at IJSEat , Permissions beyond the scope of this license may be available at http://creativecommons.org/licenses/by/3.0/deed.en_GB.