



A Hybrid Multilevel Inverter DSTATCOM Topology to Compensate Reactive Power for Nonlinear Loads

Duggirala Ajay Kumar¹ M Ramesh²

PG Student, Department of EEE, KIET, Kakinada, India.¹

Asso.Professor, Department of EEE, KIET, Kakinada, India.²

Abstract— This task proposes an enhanced cross breed conveyance static compensator (D-STATCOM) topology to address some viable issues, for example, control rating, channel estimate, pay execution, and power misfortune. A LCL channel has been utilized at the front end of a voltage source inverter (VSI), which gives better exchanging sounds disposal while utilizing considerably littler estimation of an inductor as contrasted and the conventional L channel. A capacitor is utilized as a part of arrangement with a LCL channel to diminish the dc-connect voltage of the D-STATCOM. This thusly diminishes the power rating of the VSI. With lessened dc-interface voltage, the voltage over the shunt capacitor of the LCL channel will be likewise less. It will decrease the power misfortunes in the damping resistor as contrasted and the conventional LCL channel with uninvolved damping. Accordingly, the proposed DSTATCOM topology will have decreased weight, cost, rating, and size with enhanced effectiveness and current remuneration capacity contrasted and the conventional topology. An orderly strategy to outline the parts of the inactive channel has been introduced. A multilevel fell H-connect is executed in the VSI task of a D-STATCOM topology. The viability of the proposed DSTATCOM topology over customary topologies is approved through MATLAB/SIMULINK programming.

Key words - *Distribution static compensator (DSTATCOM), multilevel inverter (MLI), fell H-connect, inactive channel, control quality (PQ).*

I. Introduction

Customarily static capacitors and detached channels have been used to enhance control quality (PQ) in a dispersion framework. Notwithstanding, these as a rule have issues, for example, settled pay, framework parameter-subordinate execution, and conceivable reverberation with line reactance [2]. A conveyance static compensator (DSTATCOM) has been proposed in the writing to defeat these disadvantages [3]– [8]. It infuses receptive and music segment of load streams to make source ebbs and flows adjusted, sinusoidal, and in stage with the heap

voltages. Notwithstanding, a customary DSTATCOM requires a powerful appraising voltage source inverter (VSI) for stack pay. The power rating of the DSTATCOM is specifically corresponding to the current to be repaid and the dc-interface voltage [10]. Generally, the dc-connect voltage is kept up at considerably higher incentive than the most extreme estimation of the stage to-unbiased voltage in a three-stage four-wire framework for tasteful remuneration (in a three-stage three-wire framework, it is higher than the stage to-stage voltage) [2], [10]– [12]. Be that as it may, a higher dc-interface voltage builds the rating of the VSI, makes the VSI overwhelming, and brings about higher voltage rating of protected door bipolar transistor (IGBT) switches. It prompts the expansion in the cost, size, weight, and power rating of the VSI. What's more, conventional DSTATCOM topologies utilize a L-type interfacing channel for forming of the VSI infused streams [13], [14]. The L channel utilizes a huge inductor, has a low slew rate for following the reference streams, and creates an expansive voltage drop crosswise over it, which, thusly, requires a higher estimation of the dc-connect voltage for appropriate remuneration. In this way, the L channel includes cost, size, and power rating. Some half and half topologies have been proposed to consider the previously mentioned impediments of the conventional DSTATCOM, where a lessened rating dynamic channel is utilized with the aloof parts [15]– [21]. In [15] and [16], half and half channels for engine drive applications have been proposed. In [17], creators have accomplished a decrease in the dc-connect voltage for responsive load remuneration. Be that as it may, the decrease in voltage is constrained because of the utilization of a L-type interfacing channel. This likewise makes the channel greater in measure and has a lower slew rate for reference following. A LCL channel has been proposed as the front end of the VSI in the writing to beat the constraints of a L channel [22]– [25]. It gives better reference following execution while utilizing much lower estimation of inactive parts. This likewise diminishes the cost, weight, and size of the latent segment. In any case, the LCL channel utilizes a comparable dc-connect voltage as that of DSTATCOM utilizing a L channel. Henceforth,

hindrances because of high dc-interface voltage are as yet introduce when the LCL channel is utilized. Another major issue is reverberation damping of the LCL channel, which may push the framework toward shakiness. One arrangement is to utilize dynamic damping. This can be accomplished utilizing either extra sensors or sensor less plans. The sensor less dynamic damping plan is anything but difficult to execute by adjusting the inverter control structure. It takes out the requirement for extra sensors. Be that as it may, higher request computerized channels utilized as a part of these plans may require to be tuned for acceptable execution [26]. Another approach is to go for latent damping. This does not require additional sensor hardware. In any case, addition of a damping resistor in the shunt some portion of a LCL channel brings about additional power misfortune and lessens the proficiency of the framework [26]. This paper proposes an enhanced half breed DSTATCOM topology where the LCL channel took after by the arrangement capacitor is utilized at the front end of the VSI to address the previously mentioned issues. This topology decreases the measure of the aloof segments and the rating of the dc-connect voltage and gives great reference following execution at the same time. Alongside this, a huge lessening in the damping power misfortune is accomplished, which makes this plan appropriate for mechanical applications. The execution of the proposed topology is approved through the broad reproduction comes about.

II. PROPOSED DSTATCOM TOPOLOGY

A three-stage equal circuit graph of the proposed DSTATCOM topology is appeared in Fig. 1. It is acknowledged utilizing a three-stage four-wire two-level nonpartisan point-clasped VSI.




Fig.1. Proposed DSTATCOM topology in the distribution system to compensate unbalanced and nonlinear loads.

The proposed conspire interfaces a LCL channel at the front end of the VSI, which is trailed by an arrangement capacitor Cse. Presentation of the LCL channel fundamentally diminishes the measure of the detached segment and enhances the reference following execution. Expansion of the arrangement capacitor decreases the dc-connect voltage and, along these lines, the power rating of the VSI. Here, R1 and L1 speak to the protection and inductance, individually, at the VSI side; R2 and L2 speak to the protection and inductance, separately, at the heap side; and C is the channel capacitance shaping the LCL channel part in every one of the three stages. A damping protection Rd is utilized as a part of arrangement with C to soggy out reverberation and to give inactive damping to the general framework. VSI and channel streams are if1a and if2a, individually, in stage an and comparative for different stages. Moreover, voltages crosswise over and streams through the shunt branch of the LCL channel in stage an are given by Vsha and isha, separately, and comparatively for the other two stages. The voltages kept up over the dc-connect capacitors are $V_{dc1} = V_{dc2} = V_{dcref}$. The DSTATCOM, source, and loads are associated with a typical point called the purpose of normal coupling (PCC). Burdens utilized here have both straight and nonlinear components, which might be adjusted or uneven. In the conventional DSTATCOM topology considered in this paper, the same VSI is associated with the PCC through an inductor Lf [27]. In the LCL channel based DSTATCOM topology, a LCL channel is associated between the VSI and the PCC [22].

III. MULTILEVEL INVERTER TOPOLOGIES

An inverter is an electrical gadget that proselytes coordinate current (DC) to exchanging current (AC); the changed over AC can be at any required voltage and recurrence with the utilization of proper transformers, exchanging, and control circuits. Static inverters have no moving parts and are utilized as a part of an extensive variety of uses, from little exchanging power supplies in PCs, to vast electric utility high-voltage coordinate current applications that vehicle mass power. Inverters are normally used to supply AC control from DC sources, for example, sun powered boards or batteries. The electrical inverter is a high-control electronic oscillator. It is so named on the grounds that early mechanical AC to DC converters was made to work backward, and subsequently were "rearranged", to change over DC to AC. The inverter plays out the contrary capacity of a rectifier. Sorts in multilevel inverter are talked about underneath. There are three kinds of traditional multilevel inverters specifically diode cinched, fell H-extension and flying capacitor.

IV. Fell H-Bridges inverter

A solitary stage structure of a m-level fell inverter is outlined in fig.2. Each different dc source (SDCS) is associated with a solitary stage full-extension, or H-connect, inverter. Every inverter level can produce three diverse voltage yields, +Vdc, 0, and - Vdc by associating the dc source to the air conditioner yield by various mixes of the four switches, S1, S2, S3, and S4. To acquire +Vdc, switches S1 and S4 are turned on, while - Vdc can be gotten by turning on switches S2 and S3. By turning on S1 and S2 or S3 and S4, the yield voltage is 0. The air conditioner yields of every one of the diverse full-connect inverter levels are associated in arrangement with the end goal that the blended voltage waveform is the entirety of the inverter yields. The quantity of yield stage voltage levels m in a course inverter is characterized by $m = 2s + 1$, where s is the quantity of isolated dc sources. An illustration stage voltage waveform for a 11-level fell H-connect inverter with 5 SDCSs and 5 full scaffolds is appeared in figure. The stage voltage $v_{an} = v_{a1} + v_{a2} + v_{a3} + v_{a4} + v_{a5}$.




Fig 2 Single-phase structure of a multilevel cascaded H-bridges inverter

V. DSTATCOM CONTROL

The general control piece chart is appeared in Fig. 3. The DSTATCOM is controlled such that the source streams are adjusted, sinusoidal, and in stage with the individual terminal voltages. Furthermore, normal load power and misfortunes in the VSI are provided by the source. Since the source considered. here is non solid, the immediate utilization of terminal voltages to figure reference channel streams won't give acceptable remuneration. Along these lines, the major positive succession segments of three-stage voltages are removed to create reference channel streams. The conditions required for the control of a D – Statcom broke down through SRF hypothesis with PI controller.(1)

IV.SIMULATION CIRCUITS AND RESULTS

D-STATCOM/COMPENSATION:

The upsides of the proposed topology are that it utilizes a lower rating of the VSI, has a littler estimation of the channel inductor, diminishes the damping power misfortune, and gives enhanced current pay. Every one of these favorable circumstances are confirmed through MATLAB programming. Framework parameters used to approve the execution are given(1). Fig. 3 demonstrates the three stage source streams before pay which are same as load ebbs and flows. These streams are uneven and misshaped because of essence of unequal direct and nonlinear burdens. Three-stage PCC voltages, as appeared in Fig. 4(b), are unequal and mutilated because of quality of feeder impedance. The execution of the conventional DSTATCOM topology is exhibited in Fig. 5. The three-stage source streams, which are adjusted and sinusoidal, are appeared in Fig. 4(a). Fig. 4(b) demonstrates the three-stage PCC voltages. As observed from waveforms, both the source streams and the PCC voltages contain exchanging recurrence segments of the VSI. The three-stage channel streams are indicated . The waveforms of voltages crosswise over upper and lower dc capacitors, and additionally the aggregate dc-connect voltage, are exhibited . The voltage over every capacitor is kept up at 520 V, though the aggregate dc-connect voltage is kept up at 1040 V utilizing the PI controller. The source streams and PCC voltages are adjusted and sinusoidal yet contain critical exchanging sounds swell. Their rate add up to symphonious twists (THDs) are given (1). To suit control misfortunes in the damping resistor, the source streams are marginally expanded contrasted and the customary topology. Additionally, the aggregate dc-interface voltage is kept up at 1040 V (same as the customary plan) to accomplish stack pay.






fig 3- Control block diagram


V. SIMULATION RESULTS:




4. SIMULINK BLOCK DIAGRAM OF PRAPOSED TOPOLOGY



5 Source currents and PCC voltages



6 Filter voltages



7 Reduced Total Harmonic Distortion(0.9%)

VI.CONCLUSION

In this task, plan and activity of an enhanced mixture DSTATCOM topology is proposed to repay responsive and music loads. The half breed interfacing channel utilized here comprises of a LCL channel took after by an arrangement capacitor. This topology gives enhanced load current pay abilities while utilizing lessened dc-connect voltage and interfacing channel inductance. Additionally, the current through the shunt capacitor and the damping power misfortunes are essentially diminished contrasted and the LCL channel based DSTATCOM topology. These contribute noteworthy decrease in cost, weight, size, and power rating of the conventional DSTATCOM topology .A fell multilevel inverter D-STATCOM essentially diminishes the aggregate consonant bending in this venture. Viability of the proposed topology has been approved through broad MATLAB reproduction.

REFERENCES

[1] Chandan Kumar, *Student Member, IEEE*, and Mahesh K. Mishra, *Senior Member, IEEE* " An Improved Hybrid DSTATCOM Topology to Compensate Reactive and Nonlinear Loads" *IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS*, VOL. 61, NO. 12, DECEMBER 2014.

[2] S. Ostroznik, P. Bajec, and P. Zajec, "A study of a hybrid filter," *IEEE Trans. Ind. Electron.*, vol. 57, no. 3, pp. 935–942, Mar.2010.

[3] A. Ghosh and G. F. Ledwich, *Power Quality Enhancement Using Custom Power Devices..* Norwell, MA, USA: Kluwer, 2002.

[4] H. Hu, W. Shi, Y. Lu, and Y. Xing, "Design considerations for DSPcontrolled 400 Hz shunt active power filter in an aircraft power system," *IEEE Trans. Ind. Electron.*, vol. 59, no. 9, pp. 3624–3634, Sep. 2012.

- [5] B. Singh and S. Arya, "Back-propagation control algorithm for power quality improvement using DSTATCOM," *IEEE Trans. Ind. Electron.*, vol. 61, no. 3, pp. 1204–1212, Mar. 2014.
- [6] B. Singh and S. Arya, "Implementation of single-phase enhanced phase locked loop-based control algorithm for three-phase DSTATCOM," *IEEE Trans. Power Del.*, vol. 28, no. 3, pp. 1516–1524, Jul. 2013.
- [7] J. Liu, P. Zanchetta, M. Degano, and E. Lavopa, "Control design and implementation for high performance shunt active filters in aircraft power grids," *IEEE Trans. Ind. Electron.*, vol. 59, no. 9, pp. 3604–3613, Sep. 2012.
- [8] M. Singh, V. Khadkikar, A. Chandra, and R. Varma, "Grid interconnection of renewable energy sources at the distribution level with powerquality improvement features," *IEEE Trans. Power Del.*, vol. 26, no. 1, pp. 307–315, Jan. 2011.
- [9] A. Bhattacharya and C. Chakraborty, "A shunt active power filter with enhanced performance using ANN-based predictive and adaptive controllers," *IEEE Trans. Ind. Electron.*, vol. 58, no. 2, pp. 421–428, Feb. 2011.