On-Chip AHB Bus Trace Analyzer for Real Time Tracing With Lossless Data Compression

N. Rajesh Babu, M .Srinu


The advanced micro controller bus  Architecture (AMBA) is widely used as the on-chip bus in System-on-Chip(SoC) designs. The important aspect of a SoC is not only which components or blocks it houses, but also how they are interconnected. AMBA is a solution for the blocks to interface with each other. The objective of the AMBA specification is to be technology independent, minimize silicon infrastructure while supporting high performance and low power on-chip communication. The biggest challenge in SoC design is in validating and testing the system.

The Advanced High-performance Bus (AHB) is a part of the Advanced Microcontroller Bus Architecture (AMBA). Performance can be improved at high-frequency operation. Performance is independent of the mark-space ratio of the clock. No special considerations are required for automatic test insertion. Our aim in this project is to design the AHB- protocol with bus tracer. For real-time tracing, we should reduce the trace size as much as possible without reducing the original data.

The experimental results show that trace compression ratio reduced by 96.32%. Finally this approach was designed successfully along with MODEL SIM and synthesis using Xilinx ISE. The SoC can be verified in field-programmable gate array.


An On-Chip AHB Bus Fu-Ching Yang, Member, IEEE, Yi-Ting Lin, Chung-Fu Kao, and Ing-Jer Huang IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 19, NO. 4, APRIL 2011

ARM Ltd., San Jose, CA, ―ARM. AMBA AHB Trace Macrocell (HTM) technical reference manual ARM DDI 0328D, 2007.

B. Vermeulen, K. Goosen, R. van Steeden, and M. Bennebroek, “Communication- centric SoC debug using transactions,” in Proc. 12th IEEE Eur. Test Symp., May 20–24, 2007, pp. 69–76.

ARM Ltd., San Jose, CA, “Embedded trace macro cell architecture specification,” 2006.

First Silicon Solutions (FS2) Inc., Sunnyvale, CA, “AMBA navigator spec sheet,” 2005.

B. Tabara and K. Hashmi, “Transaction-level modelling and debug of SoC's,” presented at the IP SoC Conf., France, 2004

Infineon Technologies, Milipitas, CA, “TC1775 Tri-Core user's manual system units,” 2001.

E. E. Johnson, J. Ha, and M. B. Zaidi,Lossless trace compression,‖ IEEE Trans. Comput., vol. 50, pp. 158–173, Feb. 2001

ARM Ltd., San Jose, CA, “AMBA Specification (REV 2.0) ARM IHI0011A,” 1999.

E. Rotenberg, S. Bennett, and J. E. Smith, “A trace cache micro architecture and evaluation,” IEEE Trans. Comput., vol. 48, no. 1, pp. 111–120, Feb. 1999.

Y.-T. Lin, W.-C. Shiue, and I.-J. Huang, ―A

multi-resolution AHB bus tracer for read-time

compression of forward/backward traces in a

curcular buffer,‖ in Proc. Des. Autom. Conf.

(DAC), Jul. 2008, pp. 862–865.

Full Text: PDF [Full Text]


  • There are currently no refbacks.

Copyright © 2013, All rights reserved.| ijseat.com

Creative Commons License
International Journal of Science Engineering and Advance Technology is licensed under a Creative Commons Attribution 3.0 Unported License.Based on a work at IJSEat , Permissions beyond the scope of this license may be available at http://creativecommons.org/licenses/by/3.0/deed.en_GB.