Design and Implementation of Unsigned Multiplier Using COSA

S.Varaprasad Babu, T.Babu Rao


In this paper, design of COSA multiplier is presented, by introducing Carry Save Adder (CSA) in partial product lines. The multiplier given in this paper is modeled using VHDL (Very High Speed Integration Hardware Description Language) for 32-bit unsigned data. The four binary adder architectures belong to a different adder class based 32-bit unsigned integer multiplier. The four binary adder architectures are Ripple carry adder (RCA), Carry Look-ahead adder (CLAA), Carry Select adder (CSLA) and Conditional Sum adder (COSA). All these multipliers multiply two 32-bit unsigned integer values and give a product term of 64-bit values. A system’s performance is generally determined by the performance of the multiplier because the multiplier is generally the slowest element in the systemThis work evaluates the performance of the proposed designs in terms of delay, speed(frequency)and memory.


P. Asadi and K. Navi, "A novel highs-speed 54-54 bit multiplier", Am. J Applied Sci., vol. 4 (9), pp. 666-672. 2007.

W. Stallings, Computer Organization and Architecture Designing for Performance, 71h ed., Prentice Hall, Pearson Education International, USA, 2006, ISBN: 0-13-185644-8.

J. F. Wakerly, Digital Design-Principles and Practices, 4th ed., Pearson Prentice Hall, USA, 2006. ISBN: 0131733494.

A. Sertbas and R.S. Ozbey, "A performance analysis of classified binary adder architectures and the VHDL simulations", J Elect. Electron. Eng., Istanbul, Turkey, vol. 4, pp. 1025-1030, 2004.

Prof. Christos Vezyrtzis, a handout on “Conditional Sum Adders: Detailed Implementation” October 7, 2013.

P. S. Mohanty, "Design and Implementation of Faster and Low Power Multipliers", Bachelor Thesis. National Institute of Technology, Rourkela, 2009.

Hasan Krad and Aws Yousi ( "Design and Implementation of a Fast Unsigned 32-bit Multiplier Using VHDL", 2010.

Full Text: PDF [Full Text]


  • There are currently no refbacks.

Copyright © 2013, All rights reserved.|

Creative Commons License
International Journal of Science Engineering and Advance Technology is licensed under a Creative Commons Attribution 3.0 Unported License.Based on a work at IJSEat , Permissions beyond the scope of this license may be available at