Design of a Low Power High Speed Double Tail Comparator

D. Anvesh, G.S.S. Prasad

Abstract


The proposed level shifter circuit able with a wide info voltage extend. The circuit depends on a Double-Tail comparator, and has an unmistakable component in current era conspire by checking information and yield rationale levels. The proposed circuit can change over low voltage input computerized signals into high voltage yield advanced signs. The circuit accomplishes low power operation since it scatters working current just when the info signals change.

 

Dynamic Comparator is a one of the fundamental building square. Timed comparators are called as the element comparator. The exactness of comparators which is characterized by its energy utilization and speed. Ordinary element locked comparators experience the ill effects of low supply voltages particularly when edge voltage of the gadgets is not scaled at an indistinguishable pace from the supply voltages of the present day CMOS handle.

 

Another twofold tail comparator is composed, where the circuit of a traditional twofold tail comparator is changed for low power and quick operation even in little supply voltages. Without confounding the plan and adding the couple of transistors to the ordinary circuit we will accelerate the correlation. The positive criticism amid the recovery brings about surprisingly lessened postpone time

References


Osaki, Yuji, et al. "A level shifter circuit design by using input/output voltage monitoring technique for ultra-low voltage digital CMOS LSIs." New Circuits and Systems Conference (NEWCAS), 2011 IEEE 9th International. IEEE, 2011.

Babayan-Mashhadi, Samaneh, and Reza Lotfi. "Analysis and design of a low-voltage low-power double-tail comparator." IEEE transactions on very large scale integration (vlsi) systems 22.2 (2014): 343-352.

Serneels, Bert, Michiel Steyaert, and Wim Dehaene. "A high speed, low voltage to high voltage level shifter in standard 1.2 V 0.13 μm CMOS." Analog Integrated Circuits and Signal Processing 55.1 (2008): 85-91.

Ramanaiah, K. Venkata, and K. Padma Priya. "DESIGN OF LOW POWER HIGH SPEED LEVEL SHIFTER G. Srinivasulu."

Tran, Canh Q., Hiroshi Kawaguchi, and Takayasu Sakurai. "Low-power high-speed level shifter design for block-level dynamic voltage scaling environment." Integrated Circuit Design and Technology, 2005. ICICDT 2005. 2005 International Conference on. IEEE, 2005.

Dwivedi, Devesh, Suman Dwivedi, and Eswararao Potladhurthi. "Voltage up level shifter with improved performance and reduced power." Electrical & Computer Engineering (CCECE), 2012 25th IEEE Canadian Conference on. IEEE, 2012.

Goll, Bernhard, and Horst Zimmermann. "A comparator with reduced delay time in 65-nm CMOS for supply voltages down to 0.65 V." IEEE Transactions on Circuits and Systems II: Express Briefs 56.11 (2009): 810-814.

Schinkel, Daniel, et al. "A double-tail latch-type voltage sense amplifier with 18ps setup+ hold time." Solid-State Circuits Conference, 2007. ISSCC 2007. Digest of Technical Papers. IEEE International. IEEE, 2007.


Full Text: PDF [Full Text]

Refbacks

  • There are currently no refbacks.


Copyright © 2013, All rights reserved.| ijseat.com

Creative Commons License
International Journal of Science Engineering and Advance Technology is licensed under a Creative Commons Attribution 3.0 Unported License.Based on a work at IJSEat , Permissions beyond the scope of this license may be available at http://creativecommons.org/licenses/by/3.0/deed.en_GB.