Email this article On Fault Free Response Analysis For BIST
Abstract
High levels of coverage of classical and non-classical faults require deterministic test sequences. In this paper, it is suggested that the deterministic test sequences be ordered in such a way that the fault-free output response is a trivial one that can be generated by simple on-chip circuitry, thereby obviating the need for test response compression.
References
E. Lindbloom, E. B. Eichelberger. and 0. P. Fiorenza "A Method for Generating Weighted Ranclom Test Patterns" IBM J. Res. and Develop., Vol.33, No. 2. March 1989, pp 1-19-161
F. Brglez, G. Gloster and G.Kedem “Hardware-Based Weighted Random Pattern
V. S. Iyengar and D. Brand "Synthesis of Pseudo-Random Testable Designs" Proc. IEEE International Test Conference, 1989,pp 501-508.
S. Gupta, D. Pradhan and S. M. Reddy "Zero Aliaising Compression” Fault Tolerant Computing Symposium, 1990, pp 245-263
J. G. Udell, Jr. and E. J. McCluskey "Pseudo-Exhaustive Test and Segmcutaliun: Formal Definitions and Extended Fault Coverage Results" Fault Tolerance Computing Symposium, 1989, pp 292-29
Refbacks
- There are currently no refbacks.
Copyright © 2013, All rights reserved.| ijseat.com
International Journal of Science Engineering and Advance Technology is licensed under a Creative Commons Attribution 3.0 Unported License.Based on a work at IJSEat , Permissions beyond the scope of this license may be available at http://creativecommons.org/licenses/by/3.0/deed.en_GB.